Abstract-Barrington, Straubing and Thérien (1990) conjectured that the Boolean AND function can not be computed by polynomial size constant depth circuits built from modular counting gates, i.e., by CC 0 circuits. In this work we show that the AND function can be computed by uniform probabilistic CC 0 circuits that use only O(log n) random bits. This may be viewed as evidence contrary to the conjecture.
Abstract-Barrington, Straubing and Thérien (1990) conjectured that the Boolean AND function can not be computed by polynomial size constant depth circuits built from modular counting gates, i.e., by CC 0 circuits. In this work we show that the AND function can be computed by uniform probabilistic CC 0 circuits that use only O(log n) random bits. This may be viewed as evidence contrary to the conjecture.
As a consequence of our construction we get that all of ACC 0 can be computed by probabilistic CC 0 circuits that use only O(log n) random bits. Thus, if one were able to derandomize such circuits, we would obtain a collapse of circuit classes giving ACC 0 = CC 0 . We present a derandomization of probabilistic CC 0 circuits using AND and OR gates to obtain ACC 0 = AND • OR • CC 0 = OR • AND • CC 0 . AND and OR gates of sublinear fan-in suffice.
Both these results hold for uniform as well as non-uniform circuit classes. For non-uniform circuits we obtain the stronger conclusion that ACC 0 = rand − ACC 0 = rand − CC 0 = rand(log n)−CC 0 , i.e., probabilistic ACC 0 circuits can be simulated by probabilistic CC 0 circuits using only O(log n) random bits.
As an application of our results we obtain a characterization of ACC 0 by constant width planar nondeterministic branching programs, improving a previous characterization for the quasipolynomial size setting.
I. INTRODUCTION
Bounded depth circuits are a natural computational model introduced in early 80's as a restriction of general Boolean circuits. Despite the almost 30 years of study we still do not know the model quite well. The celebrated results of Furst, Saxe and Sipser [22] also proven independently by Ajtai [1] show that the PARITY (MOD 2 ) function cannot be computed by polynomial size constant depth circuits consisting of AND and OR gates of unbounded fan-in -AC 0 circuits. This result was further improved by Yao and Håstad [29] , [48] to show that exponential size is necessary to compute PARITY by AC 0 circuits. Razborov [37] and Smolensky [39] extended this result to show that exponential size is necessary to compute MOD q by constant depth circuits consisting of AND, OR and MOD p gates of unbounded fanin -ACC 0 circuits -if p is a prime co-prime with q. Since then our understanding did not expand much further as far as lower bounds are concerned. Indeed, we cannot rule out that all functions in NP are computable by depth 3 circuits consisting of MOD 6 gates with the number of gates being linear in the input size. Such a possibility seems highly implausible, though.
In fact, Barrington, Straubing and Thérien [13] conjectured that even the Boolean AND function cannot be computed by polynomial size bounded depth circuits consisting entirely of MOD q gates -CC 0 circuits. This seems to be a natural conjecture dual to the fact that MOD q cannot be efficiently computed by AND and OR. The conjecture is indeed true when q = p k is a prime power [13] : any constant depth circuit consisting of only MOD q gates, q = p k , is equivalent to a constant degree polynomial over Z p and therefore cannot compute the AND function at all regardless of its size. On the other hand, when q is not a prime power exponentially large CC 0 circuits can compute any Boolean function [13] . Improving on results of Barrington [10] and Smolensky [40] , Thérien [44] shows that CC 0 circuits computing AND require at least Ω(n) gates at the bottom level. To date no better lower bound on the number of gates has been obtained for CC 0 circuits computing any explicit function.
In this paper we show that probabilistic CC 0 circuits can compute AND. These circuits can be constructed to use only O(log n) random bits. As a consequence, the entire class ACC 0 can be computed by probabilistic CC 0 circuits using only O(log n) random bits. We suggest that this fact may be viewed as evidence that AND can in fact be computed by small CC 0 circuits. Obviously, if our probabilistic CC 0 circuits could be derandomized we would obtain a family of CC 0 circuits computing the AND function. However, we do not know how to do this. (Here by derandomization of probabilistic CC 0 circuits we mean finding deterministic CC 0 circuits computing the same functions, or more generally, by derandomization of probabilistic CC 0 circuits to a complexity class C we mean showing that the functions computed by the probabilistic CC 0 circuits are from the class C.) Indeed, we observe as a consequence to our results that derandomizing probabilistic CC 0 circuits to CC 0 circuits is in fact equivalent to constructing CC 0 circuits for the AND function. This leaves us with the following two exciting possibilities: Either we have a collapse of circuit classes giving ACC 0 = CC [16] , and ACC 0 is precisely the class of functions computed by constant width planar circuits of polynomial size [25] . Turning to the model of branching programs, Barrington et al. [15] and Vinay [45] gave a characterization of AC 0 by constant width upward planar nondeterministic branching programs. Recently Hansen [27] gave a characterization of ACC 0 by constant width planar nondeterministic branching programs, but only in the quasipolynomial size setting -it was left as an open question whether such a characterization could be obtained in the polynomial size setting. We can now answer this in the affirmative.
The techniques that we use to obtain our results are not new. They rest mainly on the approximation method introduced by Razborov [37] and its extensions. As such one may expect that further ideas will be needed in order to derandomize CC 0 circuits. We do feel however that our results shed new light on the power of such circuits. Our understanding of CC 0 circuits is still very limited. Despite that fact, it is now well established that counting modulo a composite number can have surprising computational power [11] , [26] . Indeed, our current understanding of this power has been sufficient to exploit it in exciting constructions such as set systems with restricted intersections and Ramsey graphs [24] as well as the recent 3-query locally decodable codes [21] .
A. Boolean circuits
For a function f : {0, 1} * → {0, 1} and an integer n, f n denotes f restricted to the inputs of size n. We say that f is in AC 0 if there is a family of circuits {C n } n≥1 such that the circuit C n is of size polynomial in n and constant depth, it consists of negation gates and unbounded fan-in AND and OR gates, and it computes f n . We call such a circuit family AC 0 circuits. Similarly, for fixed integer m > 1, we say that f is in CC 0 [m] if there is a family of constant depth, polynomial size circuits consisting of negation gates and MOD m gates computing f . We call such circuits CC 0 [m] circuits. A MOD m gate is a gate that evaluates to one on an input x ∈ {0, 1} n iff the number of ones in x is not divisible by m. The class CC 0 of functions is defined by
Finally, f is in ACC 0 if for some fixed m, f is computable by a family of circuits of constant depth and polynomial size consisting of negation gates and unbounded fan-in AND, OR and MOD m gates.
We also consider functions computable by probabilistic circuits. For circuits of type C we say that f is in rand(r(n))−C if f is computable by a family of circuits {C n } n≥1 of type C where each circuit C n takes in addition to its actual input of size n also O(r(n)) many random bits and for each input x ∈ {0, 1} n it outputs f n (x) with probability ≥ 2/3 where the probability is taken over the random bits. By rand−C we denote k>0 rand(n k )−C. We will consider uniform as well as non-uniform circuits. We say that a circuit family {C n } is uniform if the connectivity language of the circuit family is computable in linear space and polynomial time in the size of gate indices. One could call this DPLOGTIME-uniformity whereas the usual DLOGTIME-uniformity [12] , [38] corresponds to the case of the connectivity language being computable in linear time in the size of the gate indices. One may wonder why we use DPLOGTIME uniformity instead of the more usual DLOGTIME uniformity. Several of our proofs use walks on expanders and outcome of the expander walks is essentially built into the circuit. Hence a procedure that construct the circuit or decides its connectivity language has to be able to calculate those outcomes. This can certainly be done in time polynomial in the length of the expander walks but we do not know how to do it in linear time. In the last section we will use the weaker notion of logspace-uniformity.
By the size of a circuit we will understand the number of wires (see [33] .)
II. PROBABILISTIC CONSTRUCTION
We use the technique of Razborov and Smolensky [37] , [39] to show the following lemma:
Lemma 1 (Main Lemma). If p, q ≥ 2 are co-prime integers, then OR n can be computed with error n − log n by uniform probabilistic polynomial size constant depth circuits consisting of MOD pq gates.
To prove the lemma we use the following proposition that appears implicitly in [13] and can be found stated explicitly in [42] (see also [41, Theorem VIII.3 
.1]).
Proposition 2 (Barrington, Straubing, Thérien). If p, q ≥ 2 are co-prime integers, then OR log n can be computed by uniform polynomial size constant depth circuits consisting of MOD pq gates.
Proof: (Main Lemma) Let = log 2 n. Pick independently at random sets S 1 , S 2 , . . . , S ∈ {1, . . . , n}. We claim that for any x ∈ {0, 1} n with probability at least 1 − 1 n log n the following circuit computes the OR of x correctly:
Indeed, let x = 0 n and j be fixed. Clearly, MOD q {x i ; i ∈ S j } evaluates to one with probability ≥ 1/2. As S 1 , . . . , S are chosen independently, the probability that for all j, MOD q {x i ; i ∈ S j } evaluates to zero is at most 2 − = n − log n . For x = 0 n the circuit clearly evaluates to zero always. Since MOD q can be computed using MOD pq gates and OR log 2 n can be computed by a depth two tree of OR log n gates, using the previous proposition we obtain a probabilistic distribution of deterministic CC 0 circuits computing OR n of a given input with high probability. (For each choice of sets S 1 , . . . , S we have one CC 0 circuit.) To obtain a probabilistic CC 0 circuit rather than the probability distribution of deterministic circuits we use × n random bits r 1,1 , r 1,2 , . . . , r ,n in addition to the input x. Bits r j,1 , . . . , r j,n determine the characteristic sequence of set S j . Thus the computation of the final probabilistic circuit proceeds according to the following formula:
Note, for m > 2, a binary OR can be computed by feeding the two inputs into a MOD m gate. A single MOD m gate can also be used to compute NOT. Hence using DeMorgan's rule, each binary AND can be computed with four MOD pq gates.
Theorem 3 (Main Theorem). Both uniformly and nonuniformly we have
Proof: Any ACC 0 circuit of size O(n k ) built out of NOT, AND, OR and MOD q gates can be transformed into an ACC 0 circuit of size O(n k ) built out of NOT, OR and MOD 6q gates. As noted in the previous proof, NOT gates can be replaced by MOD 6q gates. Since OR can be computed by probabilistic CC 0 circuits using MOD 6 gates it can also be computed by probabilistic CC 0 circuits using MOD 6q gates. By replacing each OR gate in the ACC 0 circuit by the probabilistic CC 0 circuit consisting of MOD 6q gates we obtain a probabilistic CC 0 circuit computing the same function as the original ACC 0 circuit. The success probability of this circuit will be at least
We note that the simulation can be done efficiently in size. Using the downward self-reducibility of OR n [5] , [32] 
The above proof of the main lemma requires polynomially many random bits. Although we do not know how to derandomize these circuits we can at least reduce the required number of random bits. Allender et al. [7] provide a more randomness efficient construction of OR n .
Proposition 4 (Allender et al. [7] , Lemma 4.4). For each c ≥ 1, OR n can be computed with error ≤ 1/n c by probabilistic polynomial size constant depth circuits consisting of MOD 2 and AND O(log n) gates and taking O(log n) random bits.
The proof of Allender et al. is based on randomness optimal isolation lemma of Chari et al. [20] and random walks on expanders [31] . We note that the original Valiant-Vazirani isolation lemma [46] based on pair-wise independent hash functions together with randomness efficient hash functions based on convolution could also be used to prove the lemma. Allender et al. [7] claim that their construction is logspaceuniform. One can easily verify that it is DPLOGTIMEuniform and can be generalized to arbitrary MOD q gates. We state the following corollary.
Corollary 5. For all c ≥ 1 and co-prime integers p, q ≥ 2, OR n can be computed with error ≤ 1/n c by uniform probabilistic polynomial size constant depth circuits consisting of MOD pq gates and taking O(log n) random bits.
Proof: We provide a brief sketch of the proof. The random bits in the Main lemma were used to select sets S 1 , . . . , S . It turns out that one does not need to use fully independent random bits but rather one can use somewhat correlated bits. In particular, one can use Valiant-Vazirani isolation lemma [46] to select each set S j , and instead of using fully independent sets S j one can use sets S 1 , . . . , S determined by a random walk on an expander. We elaborate on this little bit more. Denote by k = log 2 n . Let H For fixed x ∈ {0, 1} n , if the hash functions h m j are picked independently at random from the respective hash families then with probability at least 1 − 15 16 the following circuit computes the OR of x correctly: j∈{1,..., }, m∈{2,...,k+2}
Since we allow for error 1/n c , we set = O(log n). The number of random bits one needs for the construction depends on how many random bits are needed to specify a single function in any of the 2-universal families. Nisan [36] gives for every k, m ≥ 1, a 2-universal family H m k based on convolution such that each hash function in H m k can be uniquely determined by k + 2m − 1 bits. Hence, a direct implementation of the above scheme uses only O(log 3 n) random bits. We need to do somewhat better, though.
One can save a factor of log n by observing that for each j, h we need only 3k + 3 bits. The last savings of another log n-factor will be achieved by not taking h k+2 j for different j's fully independent but rather, h k+2 j 's will be given by steps of a random walk on an expander with the vertex set H k+2 k . An analysis similar to the one in the proof of Theorem 12 shows that for suitably chosen = O(log n) the error in computing OR of a given x will still be bounded by 1/n c .
The random walk will require log 2 |H k+2 k | = 3k + 3 random bits to specify the starting vertex and O( ) = O(log n) random bits to specify all the individual steps of the walk of length . Thus, O(log n) bits will be needed to specify all the sets S m j . It remains to explain how will the probabilistic CC 0 circuit compute. The following formula describes the circuit that takes input x ∈ {0, 1} n and random bits r ∈ {0, 1} O(log n) :
j∈{1,..., }, m∈{2,...,k+2}
The Magic r ,h,j,i,0 m (r) predicate is one iff r = r, the jth step of the random walk given by r determines hash function h, and h(i) ∈ 0 m {0, 1} k+2−m . Clearly, given r , h, j, i, 0 m we can verify in polynomial time in the length of r , h, j, i, 0 m that the j-th step of the random walk given by r determines hash function h, and h(i) ∈ 0 m {0, 1} k+2−m . Here we assume that the expander is explicitly constructible. Thus evaluation of Magic r ,h,j,i,0 m (r) reduces to the problem of checking r = r which can be done by polynomial size CC 0 circuits by Proposition 2. Thus the overall circuit is a CC 0 circuit of polynomial size and can be constructed in DPLOGTIME. (The random walk and hash function evaluation is thus not performed by the circuit itself but rather by the procedure constructing the circuit. The hash function evaluation could easily be done by the circuit but we do not know how to evaluate the random walk by a CC 0 circuit. This leads to DPLOGTIME-uniformity.)
This provides the following strengthening of the main theorem.
Theorem 7. Both uniformly and non-uniformly we have
We will use later the fact that Corollary 5 allows us to convert any ACC 0 circuit into a rand(log n)−CC 0 circuit which computes the same function with probability of error bounded by 1/n k , for any fixed k ≥ 1. Ajtai and Ben-Or [4] show that non-uniformly rand−AC 0 is equal to AC 0 ; the same technique applies to ACC 0 .
Proposition 8 (Ajtai and Ben-Or). Non-uniformly we have
However, we do not know how to derandomize rand − CC 0 even non-uniformly as we do not know how to compute AND in CC 0 (Catch 22). However, since nonuniformly rand − CC 0 ⊆ rand − ACC 0 ⊆ ACC 0 we can non-uniformly reduce the number of random bits in any CC 0 circuit to obtain: Corollary 9. Non-uniformly we have ACC 0 = rand−ACC 0 = rand−CC 0 = rand(log n)−CC 0 .
III. DERANDOMIZATION
Our rand − CC 0 circuits are allowed to have error ≤ 1/3. It is clear that one can uniformly decrease the error probability to 1/2 log k n , for any fixed k ≥ 1, by taking O(log k n) independent copies of the circuit and outputting the majority output. Since it suffices to compute approximate majority of O(log k n) output bits we can use uniform AC 0 circuits for computing approximate majority of O(log k n) bits as provided by Ajtai [2] . These circuits are built out of AND log O(1) n and OR log O(1) n gates so they can be converted to CC 0 circuits by Proposition 2 to obtain uniform polynomial size rand − CC 0 circuits computing the original function with error probability at most 1/2 log k n . Using the technique of Ajtai and Ben-Or [4] one can then nonuniformly derandomize rand − CC 0 circuits as follows.
Theorem 10. If f n is computable by rand − CC 0 circuits with error ≤ 1/3n then f n is computable by AND n • OR n • CC 0 non-uniform circuits.
Proof: To obtain an AND • OR • CC 0 circuit computing f correctly on inputs of length n we proceed as follows. Take OR of n independent copies of the rand − CC 0 circuit for f . This yields an OR • rand − CC 0 circuit that computes the function f on one-inputs, i.e., inputs in f −1 (1), correctly with probability ≥ 1 − 1 (3n) n . At the same time the OR • rand − CC 0 circuit computes f correctly on zero-inputs, i.e., inputs in f −1 (0), with probability at least 1 − n 3n ≥ 2 3 . Taking AND of n independent copies of the OR • rand − CC 0 gives circuit that is correct on one-inputs with probability at least 1 − n (3n) n and on zero-inputs with probability at least 1 − 3 −n . As on every input of length n, the error of the resulting AND • OR • rand − CC 0 circuit is smaller than 2 −n , there is a certain choice of the random bits which yields an AND • OR • CC 0 circuit that computes f correctly on all inputs of length n.
A similar proof establishes that rand − CC 0 ⊆ OR • AND • CC 0 . We can thus replace arbitrarily complex ACC 0 circuit by MOD gates, n OR gates of fan-in n and a single AND gate of fan-in n. In fact, one can make the number of OR gates and the fan-in of the AND and OR gates slightly sub-linear. This seems to suggest that MOD gates have sufficient power to compute AND and OR. These results are similar in spirit to several known results about depth reduction of constant depth circuits. The difference is that those results eliminate the AND and OR gates by means of the depth reduction, while our results utilize the power of modular counting to do the elimination. A drawback of the depth reduction results is that they incur an inherent quasipolynomial increase in the size of the circuit, which we are able to avoid in our results.
Allender and Hertrampf prove that for a prime p, quasipolynomial size CC 0 [p] is equal to quasipolynomial size AND • OR • MOD p • AND log O(1) n circuits as well as OR • AND • MOD p • AND log O(1) n circuits [6] . Beigel and Tarui show that quasipolynomial size ACC 0 can be computed by quasipolynomial size circuits consisting of a gate computing a symmetric function fed by AND gates of fan-in log O(1) n [18] . Tarui shows that quasipolynomial size AC 0 can be computed by quasipolynomial size depth 3 circuits consisting of an OR gate at the output, fed by n MAJ gates that are fed by AND gates of fan-in log O(1) n [43] (the fan-in of the top gate can in fact be slightly sub-linear).
Next we consider uniform derandomization. In [27] a theorem of Allender and Hertrampf [6] was used to convert a uniform probabilistic circuit to a deterministic uniform circuit.
Proposition 11 (Allender and Hertrampf) . Let {C n } be a uniform family of probabilistic circuits taking r(n) random bits and computing a family of Boolean functions {f n } with error probability less than 1/r(n). Then there is a uniform family of deterministic circuits computing {f n } that consists of circuits with the top gates being:
that take as their inputs outputs of copies of C n with random bits hardwired.
This theorem is not suitable for us as the resulting circuit is of quasi-polynomial size. So we need a more efficient version of this conversion. Viola [47] considered a similar question of efficiently converting probabilistic circuits into deterministic circuits, albeit in a somewhat different language. His objective was to minimize the running time needed to calculate the connectivity language of the circuit. This objective also lead to somewhat quasi-polynomial size circuits. We use techniques similar to [6] and [47] based on Lautemann's proof of BPP ∈ Σ 2 [34] to establish the following claim.
Theorem 12. Let {C n } be a uniform family of probabilistic circuits taking r(n) ≥ 1 random bits and computing a family of Boolean functions {f n } with error probability less than 1/(21r(n)). Then there is a uniform family of deterministic circuits computing {f n } that consists of circuits with the top gates being:
Proof: We want to uniformly construct OR 2 O(r(n)) • AND 2 r(n) • OR O(r(n)) -type circuit computing f n . For a fixed input w ∈ {0, 1} n , let S w ⊆ {0, 1} r(n) be the set of random strings for which C n outputs 1 on input w. If f (w) = 1 then |S w | ≥ 2 r(n) (1 − 1/21r(n)) and |S w | ≤ 2 r(n) /21r(n) otherwise. We will build a circuit that will distinguish these two cases. We use the method of Lautemann [34] . Lautemann shows that any set A ⊆ {0, 1} m has the following two properties:
1) For any integer
Here, A ⊕ x i = {y ⊕ x i ; y ∈ A}, where the XOR is bitwise. The proof is a simple counting argument and we return to it later. This directly allows one to build OR 2 O(r(n) 2 ) • AND 2 r(n) • OR O(r(n)) -type circuit computing f n . Namely, the following circuit computes f n :
where C n (y ⊕ x i ) is the circuit C n with random bits hardwired to y ⊕ x i . It is straightforward to verify using Lautemann's properties that this circuit computes f n on each input w ∈ {0, 1} n , as the set S w is of size either larger than 2 r(n) /2 or smaller than 2 r(n) /21r(n) depending on the value f (w).
The size of the top-most OR is too large, however as there are 2 r(n) 2 choices for x 1 , . . . , x r(n) . Using the standard method of random walks on expanders we reduce the number of necessary bits to 2 O(r(n)) . Margulis and Gaber and Galil [23] , [35] describe a sequence of simple 8-regular graphs G n , with G n having n 2 vertices, that are known to satisfy the following property [3] , [8] . |V (G n )| then the probability that a simple random walk of length on G n starting from a vertex chosen uniformly at random from V (G n ) does not visit some vertex in A is at most 19 20 . Pick G n with the number of vertices equal to 2 m , where m is an integer. For z ∈ {0, 1} m+3 let rw(z) 0 , rw(z) 1 , . . . , rw(z) be the sequence of vertices visited by a walk of length on G n determined by z; the first m bits of z determine the starting vertex rw(z) 0 of the walk, and each consecutive three bits of z determine the neighbor of the current vertex that will be the next vertex. We claim that any set A ⊆ {0, 1} m has the following two properties:
The first property holds trivially and the second property holds for the following reason. Let |A| ≥
For a fixed u ∈ {0, 1} r(n) and random z ∈ {0, 1} 61m , the probability of rw(z) 0 , rw(z) 1 , . . . , rw(z) 20m ∈ A ⊕ u is at most 19 20 20m < 2 −m by the previous proposition. By union bound there must by some z ∈ {0, 1} 61m , such that for every u ∈ {0, 1} m , u is in
So the properties hold. Chose m = r(n) and = 20m (we assume without loss of generality that r(n) is even.) Clearly, the following circuit computes f n :
Since the graphs G n are very simple to describe and the i-th neighbor of any vertex can be computed in polynomial time in the length of the description of the vertex, the connectivity language of this circuit can be computed in DPLOGTIME.
This together with our Theorem 7 and Proposition 2 yields the following corollary. 
IV. CONSTANT WIDTH PLANAR BRANCHING PROGRAMS
In this section we will use our results to improve upon a recent characterization of ACC 0 circuits by constant width planar nondeterministic branching programs [27] . All results in this section hold in the non-uniform as well as logspace-uniform setting. The characterization obtained was the following.
Theorem 15 (Hansen) . Constant width quasipolynomial size planar nondeterministic branching programs compute exactly quasipolynomial ACC 0 .
By a constant width quasipolynomial size planar nondeterministic branching program is simply meant a nondeterministic branching program in layered form where every layer contains a constant number of nodes, having the property that as a digraph it can be drawn in the plane with no arcs crossing. For precise definitions we refer the reader to [27] , [28] .
The proof of the above characterization involved a number of steps where all except one could be done in polynomial size. One direction of the characterization was obtained by Hansen, Miltersen and Vinay [28] .
Proposition 16 (Hansen, Miltersen, Vinay) . Every function computed by constant width polynomial size planar nondeterministic branching programs is in ACC 0 .
For the other direction, the following part of the characterization was done in the polynomial size setting [27] .
Proposition 17 (Hansen) . Any function computed by constant depth AND • OR • CC 0 circuits of polynomial size is also computed by a constant width planar nondeterministic branching programs of polynomial size.
The final part of Theorem 15 was proved by a quasipolynomial version of our Corollary 14. The proof of this used ideas similar to parts of the proofs of our results here. The main cause for the inefficiency leading only to a result in the quasipolynomial setting was the use of probabilistic polynomials instead of our use here of more complicated CC 0 circuits. With the improved result as stated by Corollary 14 we finally obtain the following characterization of ACC 0 .
Theorem 18. A function is computable by a constant width polynomial size planar non-deterministic branching programs if and only if it is in ACC 0 .
We thus answer the open question of [27] affirmatively.
